Features

- Incorporates the ARM7TDMI[™] ARM[®] Thumb[®] Processor Core
 - High-performance 32-bit RISC Architecture
 - High-density 16-bit Instruction Set
 - Leader in MIPS/Watt
 - Little-endian
 - Embedded ICE (In-circuit Emulation)
- . 8-, 16- and 32-bit Read and Write Support
- 256K Bytes of On-chip SRAM
 - 32-bit Data Bus
 - Single-clock Cycle Access
- Fully-programmable External Bus Interface (EBI)
 - Maximum External Address Space of 64M Bytes
 - Up to Eight Chip Selects
 - Software Programmable 8/16-bit External Data Bus
- Eight-level Priority, Individually Maskable, Vectored Interrupt Controller
 - Four External Interrupts, Including a High-priority, Low-latency Interrupt Request
- 32 Programmable I/O Lines
- Three-channel 16-bit Timer/Counter
 - Three External Clock Inputs
 - Two Multi-purpose I/O Pins per Channel
- Two USARTs
 - Two Dedicated Peripheral Data Controller (PDC) Channels per USART
- Programmable Watchdog Timer
- Advanced Power-saving Features
 - CPU and Peripheral Can be Deactivated Individually
- Fully Static Operation
 - 0 Hz to 70 MHz Internal Frequency Range at V_{DDCORE} = 1.65V, 85°C
- 2.7V to 3.6V I/O Operating Range
- 1.65V to 1.95V Core Operating Range
- Available in 100-lead TQFP Package
- -40°C to +85°C Temperature Range

Description

The AT91R40008 microcontroller is a member of the Atmel AT91 16-/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-performance, 32-bit RISC architecture with a high-density, 16-bit instruction set and very low power consumption. Furthermore, it features 256K bytes of on-chip SRAM and a large number of internally banked registers, resulting in very fast exception handling, and making the device ideal for real-time control applications.


The AT91R40008 microcontroller features a direct connection to off-chip memory, including Flash, through the fully-programmable External Bus Interface (EBI). An 8-level priority vectored interrupt controller, in conjunction with the Peripheral Data Controller, significantly improves the real-time performance of the device.

The device is manufactured using Atmel's high-density CMOS technology. By combining the ARM7TDMI processor core with a large, on-chip, high-speed SRAM and a wide range of peripheral functions on a monolithic chip, the AT91R40008 is a powerful microcontroller that offers a flexible and high-performance solution to many compute-intensive embedded control applications.



AT91 ARM[®] Thumb[®] Microcontroller s

AT91R40008 Electrical Characteristics







Absolute Maximum Ratings*

Operating Temperature (Industrial)40°C to + 85°C
Storage Temperature60°C to + 150°C
Voltage on Any Input Pin with Respect to Ground
0.3V to max of V _{DDIO} + 0.3V and 3.6V
Maximum Operating Voltage (V _{DDIO})3.6V
Maximum Operating Voltage (V _{DDCORE})1.95V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The following characteristics are applicable to the Operating Temperature range: $T_A = -40$ °C to +85°C, unless otherwise specified and are certified for a Junction Temperature up to 100°C.

Table 1. DC Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V_{DDIO}	DC Supply I/Os			2.7		3.6	٧
V _{DDCORE}	DC Supply Core			1.65		1.95	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
V _{IH}	Input High Voltage			2.0		V _{DDIO} + 0 .3	V
		Pin Group 1 ⁽²⁾ : I _{OL} = 16 mA ⁽⁴⁾				0.4	V
		Pin Group 2 ⁽³⁾ : I _{OL} = 8 mA ⁽⁴⁾				0.4	V
V_{OL}	Output Low Voltage	Pin Group 3 ⁽⁴⁾ : I _{OL} = 2 mA ⁽⁴⁾				0.4	V
		All Output Pins: I _{OL} = 0 mA ⁽⁴⁾				0.2	٧
		Pin Group 1 ⁽²⁾ : I _{OH} = 16 mA ⁽⁴⁾		V _{DDIO} - 0.4			V
	Output High Voltage	Pin Group 2 ⁽³⁾ : I _{OH} = 8 mA ⁽⁴⁾		V _{DDIO} - 0.4			
V_{OH}		Pin Group 3 ⁽⁴⁾ : I _{OH} = 2 mA ⁽⁴⁾		V _{DDIO} - 0.4			
		All Output Pins: I _{OH} = 0 mA ⁽⁴⁾		V _{DDIO} - 0.2			
I _{LEAK}	Input Leakage Current					10	μΑ
I _{PULL}	Input Pull-up Current	$V_{DDIO} = 3.6V, V_{IN} = 0V$				280	μΑ
		Pin Group 1 ⁽²⁾				16	mA
I _{OUT}	Output Current	Pin Group 2 ⁽³⁾ :				8	mA
		Pin Group 3 ⁽⁴⁾ :	Pin Group 3 ⁽⁴⁾ :			2	mA
C _{IN}	Input Capacitance	TQFP100 Package				5.3	pF
	Chatia Course	VDDIO= 3.6V, V _{DDCORE} = 1.95V, MCKI = 0Hz	T _A = 25°C			120	μΑ
I _{SC}	Static Current	All Inputs Driven TMS, TCK ,TDI, NRST = 1	T _A = 85°C			2.3	mA

- Notes: 1. I_{OL} = Output Current at low level. I_{OH} = Output Current at high level. 2. Pin Group 1 = NUB/NWR1, NWE/NWR0, NOE/NRD1

 - 3. Pin Group 2 = D0-D15, A0/NLB, A1-A19, P28/A20/CS7, P29/A21/CS6, P30/A22/CS5, P31/A23/CS4, NCS0, NCS1, P26/NCS2, P27/NCS3
 - 4. Pin Group 3 = All Others

Power Consumption

The values in the following tables are values measured in the typical operating conditions (i.e., $V_{DDIO} = 3.3V$, $V_{DDCORE} = 1.8V$, $T_A = 25^{\circ}C$) on the AT91EB40A Evaluation Board and are given as demonstrative values.

Table 2. Power Consumption

Mode	Conditions	Consumption	Unit
Reset		0.02	
	Fetch in ARM mode from internal SRAM All peripheral clocks activated	0.83	
Normal	Fetch in ARM mode from internal SRAM All peripheral clocks deactivated	0.73	
	Fetch in ARM mode from external SRAM ⁽¹⁾ All peripheral clocks deactivated	0.20	mW/MHz
	Fetch in Thumb mode from external SRAM ⁽¹⁾ All peripheral clocks deactivated	0.24	
Idle	All peripheral clocks activated	0.16	
Idle	All peripheral clocks deactivated	0.06	

Note: 1. With two Wait States.

Table 3. Power Consumption per Peripheral

Peripheral	Consumption	Unit
PIO Controller	15.3	
Timer/Counter Channel	15.0	
Timer/Counter Block (3 Channels)	36.3	μW/MHz
USART	27.8	



Thermal and Reliability Considerations

Thermal Data

In Table 4, the device lifetime is estimated with the MIL-217 standard in the "moderately controlled" environmental model (this model is described as corresponding to an installation in a permanent rack with adequate cooling air), depending on the device Junction Temperature. (For details see the section "Junction Temperature" on page 5.)

Note that the user must be extremely cautious with this MTBF calculation: as the MIL-217 model is pessimistic with respect to observed values due to the way the data/models are obtained (test under severe conditions). The life test results that have been measured are always better than the predicted ones.

Table 4. MTBF Versus Junction Temperature

Junction Temperature (T _J) (°C)	Estimated Lifetime (MTBF) (Year)
100	10
125	5
150	3
175	2

Table 5 summarizes the thermal resistance data related to the package of interest.

Table 5. Thermal Resistance Data

Symbol	Parameter	Condition	Package	Тур	Unit
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	TQFP100	40	°C/W
$\theta_{\sf JC}$	Junction-to-case thermal resistance		TQFP100	6.4	*C/VV

Reliability Data

The number of gates and the device die size are provided for the user to calculate reliability data with another standard and/or in another environmental model.

Table 6. Reliability Data

Parameter	Data	Unit
Number of Logic Gates	280	K gates
Number of Memory Gates	12,897	K gates
Device Die Size	21.2	mm ²

Junction Temperature

The average chip-junction temperature T_J in °C can be obtained from the following:

1.
$$T_J = T_A + (P_D \times \theta_{JA})$$

2.
$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

Where:

- θ_{JA} = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 5 on page 4.
- θ_{JC} = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 5 on page 4.
- θ_{HEAT SINK} = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P_D = device power consumption (W) estimated from data provided in the section "Power Consumption" on page 3.
- T_A = ambient temperature (°C).

From the first equation, the user can derive the estimated lifetime of the chip and thereby decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chipjunction temperature T_J in °C





Conditions

Timing Results

The delays are given as typical values in the following conditions:

- $V_{DDIO} = 3.0 \text{V}$
- $V_{DDCOBF} = 1.8V$
- Ambient Temperature = 25°C
- Load Capacitance = 0 pF
- The output level change detection is 0.5 x V_{DDIO}
- The input level is $0.3 \times V_{DDIO}$ for a low-level detection and is $0.7 \times V_{DDIO}$ for a high level detection.

The minimum and maximum values given in the AC characteristic tables of this datasheet take into account the process variation and the design.

In order to obtain the timing for other conditions, the following equation should be used:

$$t = \delta_{T^{\circ}} \times ((\delta_{VDDCORE} \times t_{DATASHEET}) + (\delta_{VDDIO} \times \sum (C_{SIGNAL} \times \delta_{CSIGNAL})))$$

Where:


- δ_T° is the derating factor in temperature given in Figure 1.
- $\delta_{VDDCORE}$ is the derating factor for the Core Power Supply given in Figure 2 on page 7
- t_{DATASHEET} is the minimum or maximum timing value given in this datasheet for a load capacitance of 0 pF.
- δ_{VDDIO} is the derating factor for the I/O Power Supply given in Figure 3 on page 8.
- C_{SIGNAL} is the capacitance load on the considered output pin.⁽¹⁾
- $\delta_{CSIGNAL}$ is the load derating factor depending on the capacitance load on the related output pins given in Min and Max values in this datasheet.

The input delays are given as typical values.

 The user must take into account the package capacitance load contribution (C_{IN}) described in Table 1 on page 2.


Temperature Derating Factor

Figure 1. Derating Curve for Different Operating Temperatures



Core Voltage Derating Factor

Figure 2. Core Voltage Derating Factor




IO Voltage Derating Factor





Figure 3. Derating Factor for Different V_{DDIO} Power Supply Levels



Clock Waveforms

Table 7. Master Clock Waveform Parameters

Symbol	Parameter	Conditions	Min	Max	Units
1/(t _{CP})	Oscillator Frequency			82.1	MHz
t _{CP}	Oscillator Period		12.2		ns
t _{CH}	High Half-period		0.45 x t _{CP}	0.55 x t _{CP}	ns
t _{CL}	Low Half-period		0.45 x t _{CP}	0.55 x t _{CP}	ns

Note: 1. Applicable only for Chip Select programmed with zero wait states.

Table 8. Clock Propagation Times

Symbol	Parameter	Conditions	Min	Max	Units
	Dising Edge Propagation Time	C _{MCKO} = 0 pF	4.4	6.6	ns
^T CDLH	Rising Edge Propagation Time	C _{MCKO} derating	0.199	0.295	ns/pF
	Falling Edge Dyenogotion Time	C _{MCKO} = 0 pF	4.5	6.7	ns
t _{CDHL}	Falling Edge Propagation Time	C _{MCKO} derating	0.153	0.228	ns/pF

Figure 4. Clock Waveform







Table 9. NRST to MCKO

Symbol	Parameter	Min	Max	Units
t _D	NRST Rising Edge to MCKO Valid Time	3(t _{CP} /2)	7(t _{CP} /2)	ns

Figure 5. MCKO Relative to NRST



AC Characteristics

EBI Signals Relative to MCKI

The following tables show timings relative to operating condition limits defined in the section "Timing Results" on page 6. See Figure 6 on page 15.

Table 10. General-purpose EBI Signals

Symbol	Parameter	Conditions	Min	Max	Units
EDI	MCKI Folling to NLIP Volid	C _{NUB} = 0 pF	4.4	8.9	ns
EBI ₁	MCKI Falling to NUB Valid	C _{NUB} derating	0.030	0.043	
EDI	MCKI Falling to NLP/A0 Valid	C _{NLB} = 0 pF	3.7	6.7	
EBI ₂	MCKI Falling to NLB/A0 Valid	C _{NLB} derating	0.045	0.069	ns/pF
FDI	MOVI Folling to A1 A00 Volid	C _{ADD} = 0 pF	3.4	7.8	ns
EBI ₃	MCKI Falling to A1 - A23 Valid	C _{ADD} derating	0.045	0.076	ns/pF
FDI	MCKI Falling to Chip Select	C _{NCS} = 0 pF	3.7	8.6	ns
EBI ₄	Change	C _{NCS} derating	0.045	0.078	ns/pF
EBI ₅	NWAIT Setup before MCKI Rising		1.7		ns
EBI ₆	NWAIT Hold after MCKI Rising		1.7		ns





Table 11. EBI Write Signals

Symbol	Parameter	Conditions	Min	Max	Units
	MCVI Diging to NIMD Agains (Ale Mail Chalas)	C _{NWR} = 0 pF	3.9	6.3	ns
EBI ₇	MCKI Rising to NWR Active (No Wait States)	C _{NWR} derating	0.029	0.043	ns/pF
EDI	MOVI Diging to NIMD Active (Mich Chates)	C _{NWR} = 0 pF	4.4	7.0	ns
EBI ₈	MCKI Rising to NWR Active (Wait States)	C _{NWR} derating	0.029	0.043	ns/pF
EBI ₉	MCVI Falling to NIMD Incesting (No Meit Clates)	C _{NWR} = 0 pF	3.8	6.3	ns
СЫ9	MCKI Falling to NWR Inactive (No Wait States)	C _{NWR} derating	0.029	0.044	ns/pF
EDI	MCKI Diging to NIMP Inactive (Meit States)	C _{NWR} = 0 pF	4.2	6.7	ns
EBI ₁₀	MCKI Rising to NWR Inactive (Wait States)	C _{NWR} derating	0.029	0.044	ns/pF
- FDI	MCKI Diging to DO. D15 Out Volid	C _{DATA} = 0 pF	4.2	7.5	ns
EBI ₁₁	MCKI Rising to D0 - D15 Out Valid	C _{DATA} derating	0.045	0.080	ns/pF
ED!	NWD High to NHD Change	C _{NUB} = 0 pF	3.1	7.0	ns
EBI ₁₂	NWR High to NUB Change	C _{NUB} derating	0.030	0.043	ns/pF
- FDI	NIME I Selected All DIAGONE and and	C _{NLB} = 0 pF	3.1	5.4	ns
EBI ₁₃	NWR High to NLB/A0 Change	C _{NLB} derating	ng 0.043	0.073	ns/pF
- FDI	NIMP High to A1 A22 Change	C _{ADD} = 0 pF	2.9	7.0	ns
EBI ₁₄	NWR High to A1 - A23 Change	C _{ADD} derating	0.043	0.076	ns/pF
- FDI	NIMP High to Chin Coloct In active	C _{NCS} = 0 pF	2.9	6.8	ns
EBI ₁₅	NWR High to Chip Select Inactive	C _{NCS} derating	0.052	0.067	ns/pF
		C = 0 pF	t _{CH} - 1.8		ns
EBI ₁₆	Data Out Valid before NWR High (No Wait States) ⁽¹⁾	C _{DATA} derating	-0.080		ns/pF
		C _{NWR} derating	0.044		ns/pF
		C = 0 pF	n x t _{CP} - 1.3 ⁽²⁾		ns
EBI ₁₇	Data Out Valid before NWR High (Wait States) ⁽¹⁾	C _{DATA} derating	-0.080		ns/pF
		C _{NWR} derating	0.044		ns/pF
EBI ₁₈	Data Out Valid after NWR High		2.2		ns
EDI	NIMP Minimum Pulos Width (No Mait Ctates)(1)	C _{NWR} = 0 pF	t _{CH} - 0.6		ns
EBI ₁₉	NWR Minimum Pulse Width (No Wait States) ⁽¹⁾	C _{NWR} derating	0		ns/pF
EDI	NIMP Minimum Pulco Width (Mait States)(1)	C _{NWR} = 0 pF	n x t _{CP} - 0.9 ⁽²⁾		ns
EBI ₂₀	NWR Minimum Pulse Width (Wait States) ⁽¹⁾	C _{NWR} derating	0		ns/pF

Notes: 1. The derating factor should not be applied to t_{CH} or t_{CP} 2. n = number of standard wait states inserted.

Table 12. EBI Read Signals

Symbol	Parameter	Conditions	Min	Max	Units
EDI	MCKI Falling to NRD Active ⁽¹⁾	C _{NRD} = 0 pF	4.5	7.9	ns
EBI ₂₁		C _{NRD} derating	0.029	0.043	ns/pF
EBI ₂₂	MOM Dirich MDD Anic (2)	C _{NRD} = 0 pF	3.8	7.3	ns
	MCKI Rising to NRD Active ⁽²⁾	C _{NRD} derating	0.029	0.043	ns/pF
EDI	MCKI Falling to NRD Inactive ⁽¹⁾	C _{NRD} = 0 pF	4.1	6.5	ns
EBI ₂₃	MCKI Falling to NAD inactive	C _{NRD} derating	0.030	0.044	ns/pF
EDI	MCKI Folling to NPD Inactive(2)	C _{NRD} = 0 pF	3.9	5.8	ns
EBI ₂₄	MCKI Falling to NRD Inactive ⁽²⁾	C _{NRD} derating	0.030	0.044	ns/pF
EBI ₂₅	D0 - D15 In Setup before MCKI Falling Edge ⁽⁵⁾		1.5		ns
EBI ₂₆	D0 - D15 In Hold after MCKI Falling Edge ⁽⁵⁾		1.2		ns
EDI	NRD High to NUB Change	C _{NUB} = 0 pF	3.2	7.1	ns
EBI ₂₇		C _{NUB} derating	0.030	0.043	ns/pF
EDI	NRD High to NLB/A0 Change	C _{NLB} = 0 pF	3.2	4.6	ns
EBI ₂₈		C _{NLB} derating	0.043	0.073	ns/pF
EBI ₂₉	NRD High to A1 - A23 Change	C _{ADD} = 0 pF	2.8	6.1	ns
БЫ ₂₉		C _{ADD} derating	0.043	0.076	ns/pF
EDI	NPD High to Chip Saloat Inactive	C _{NCS} = 0 pF	2.9	6.2	ns
EBI ₃₀	NRD High to Chip Select Inactive	C _{NCS} derating	0.052	0.067	ns/pF
EDI	Data Catus hafara NDD Llimb ⁽⁵⁾	C _{NRD} = 0 pF	8.0		ns
EBI ₃₁	Data Setup before NRD High ⁽⁵⁾	C _{NRD} derating	0.044		ns/pF
EDI	Data Hald offer NDD High(5)	C _{NRD} = 0 pF	-3.1		ns
EBI ₃₂	Data Hold after NRD High ⁽⁵⁾	C _{NRD} derating	-0.030		ns/pF
EDI	NRD Minimum Pulse Width ⁽¹⁾⁽³⁾	C _{NRD} = 0 pF	(n +1) t _{CP} - 1.9 ⁽⁴⁾		ns
EBI ₃₃		C _{NRD} derating	0.001		ns/pF
EDI	NPD Minimum Pulso Width(2)(3)	C _{NRD} = 0 pF	n x t _{CP} + (t _{CH} - 1.5) ⁽⁴⁾		ns
EBI ₃₄	NRD Minimum Pulse Width ⁽²⁾⁽³⁾	C _{NRD} derating	0.001		ns/pF

Notes: 1. Early Read Protocol.

- 2. Standard Read Protocol.
- 3. The derating factor should not be applied to t_{CH} or t_{CP}
- 4. n = number of standard wait states inserted.
- 5. Only one of these two timings needs to be met.






Table 13. EBI Read and Write Control Signals. Capacitance Limitation

Symbol	Parameter	Conditions	Min	Max	Units
T _{CPLNRD} ⁽¹⁾	Master Clock Low Due to NRD Capacitance	C _{NRD} = 0 pF	7.3		ns
		C _{NRD} derating	0.044		ns/pF
T _{CPLNWR} ⁽²⁾	Master CLock Low Due to NWR Capacitance	C _{NWR} = 0 pF	7.6		ns
		C _{NWR} derating	0.044		ns/pF

- Notes: 1. If this condition is not met, the action depends on the read protocol intended for use.
 - Early Read Protocol: Programing an additional t_{DF} (Data Float Output Time) cycle.

 - Standard Read Protocol: Programming an additional t_{DF} Cycle and an additional wait state.
 Applicable only for chip select programmed with 0 wait state. If this condition is not met, at least one wait state must be programmed.

Figure 6. EBI Signals Relative to MCKI



Notes: 1. Early Read Protocol.

2. Standard Read Protocol.





Peripheral Signals

USART Signals

The inputs have to meet the minimum pulse width and period constraints shown in Table 14 and Table 15, and represented in Figure 7.


Table 14. USART Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
US ₁	SCK/RXD Minimum Pulse Width	5(t _{CP} /2)	ns

Table 15. USART Minimum Input Period

Symbol	Parameter	Min Input Period	Units
US ₂	SCK Minimum Input Period	9(t _{CP} /2)	ns

Figure 7. USART Signals



Timer/Counter Signals

Due to internal synchronization of input signals, there is a delay between an input event and a corresponding output event. This delay is $3(t_{\rm CP})$ in Waveform Event Detection mode and $4(t_{\rm CP})$ in Waveform Total-count Detection mode. The inputs have to meet the minimum pulse width and minimum input period shown in Table 16 and Table 17, and as represented in Figure 8.


Table 16. Timer Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
TC ₁	TCLK/TIOA/TIOB Minimum Pulse Width	3(t _{CP} /2)	ns

Table 17. Timer Input Minimum Period

Symbol	Parameter	Min Input Period	Units
TC ₂	TCLK/TIOA/TIOB Minimum Input Period	5(t _{CP} /2)	ns

Figure 8. Timer Input




Reset Signals

A minimum pulse width is necessary, as shown in Table 18 and as represented in Figure 9.

Table 18. Reset Minimum Pulse Width

Symbol	Parameter	Min Pulse-width	Units
RST ₁	NRST Minimum Pulse Width	10(t _{CP})	ns

Figure 9. Reset Signal



Only the NRST rising edge is synchronized with MCKI. The falling edge is asynchronous.





Advanced Interrupt Controller Signals

Inputs have to meet the minimum pulse width and minimum input period shown in Table 19 and Table 20 and represented in Figure 10.


Table 19. AIC Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
AIC ₁	FIQ/IRQ0/IRQ1/IRQ2/IRQ3 Minimum Pulse Width	3(t _{CP} /2)	ns

Table 20. AIC Input Minimum Period

Symbol	Parameter	Min Input Period	Units
AIC ₂	AIC Minimum Input Period	5(t _{CP} /2)	ns

Figure 10. AIC Signals




Parallel I/O Signals

The inputs have to meet the minimum pulse width shown in Table 21 and represented in Figure 11.

Table 21. PIO Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
PIO ₁	PIO Input Minimum Pulse Width	3(t _{CP} /2)	ns

Figure 11. PIO Signal




ICE Interface Signals

Table 22. ICE Interface Timing Specifications

Symbol	Parameter	Conditions	Min	Max	Units
ICE ₀	NTRST Minimum Pulse Width		10.9		ns
ICE ₁	NTRST High Recovery to TCK High		0.9		ns
ICE ₂	NTRST High Removal from TCK High		-0.3		ns
ICE ₃	TCK Low Half-period		23.5		ns
ICE ₄	TCK High Half-period		22.7		ns
ICE ₅	TCK Period		46.1		ns
ICE ₆	TDI, TMS Setup before TCK High		0.4		ns
ICE ₇	TDI, TMS Hold after TCK High		0.4		ns
IOF	TDO Hald Times	C _{TDO} = 0 pF	3.3		ns
ICE ₈	TDO Hold Time	C _{TDO} derating	0.001		ns/pF
ICE	TCK Low to TDO Volid	C _{TDO} = 0 pF		7.4	ns
ICE ₉	TCK Low to TDO Valid	C _{TDO} derating		0.28	ns/pF

Figure 12. ICE Interface Signal





Document Details

Title AT91R40008 Electrical Characteristics

Literature Number Lit# 1795

Revision History

Version A Publication Date: 10, Dec, 2001

Revisions Since Previous Version Published on Rousset Intranet

Page: 1 "Features": "Fully Static Operation" Frequency and range modified.

Page: 4 "Reliability Data" Paragraph modified and new table inserted. "Table 6 Reliability Data"

Page: 6 "Timing Results" Cross reference added to C_{SIGNAL} part of equation.

Page 7 Figure 3, Data for the derating factor has been changed

Page: 8 Table 7. Master Clock Waveform Parameters: Values have been changed for Oscillator

Frequency and Oscillator Period. Some master clock parameters deleted.

Page: 10 Table 10. General-purpose EBI Signals. EBI₄, Conditions are changed.

Page: 13 New table inserted. Table 13. Read and Write Control Signals. Capacitance Limitation.

This table adds understanding to EBI Signals Relative to MCK.

Additional Revisions Since Previous Version Published on Rousset Intranet

Page: 2 Table 1. DC Characteristics: Changes made to I_{LEAK} and I_{PULL}.

Version B Publication Date: 18 June, 2001

Page: 2 Absolute Maximum Ratings: changed

Page: 2 Table 1. DC Characteristics: changed

Page: 3 Table 2. Power Consumption: changed

Page: 3 Table 3. Power Consumption per Peripheral: changed

Page: 9 Table 7. Master Waveclock Parameters: changed



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759


Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80



Web Site http://www.atmel.com



© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

ARM[®], Thumb[®] and ARM Powered[®] are the registered trademarks of ARM Limited. ARM7TDMI[™] is the trademark of ARM Limited. Other terms and product names may be the trademarks of others.

