


## 3.0V to 3.6V 256K×16 Intelliwatt<sup>™</sup> low-power CMOS SRAM with one chip enable

#### **Features**


- AS6WA25616
- Intelliwatt<sup>™</sup> active power circuitry
- Industrial and commercial temperature ranges available
- Organization: 262,144 words  $\times$  16 bits
- 3.0V to 3.6V at 55 ns
- Low power consumption: ACTIVE - 144 mW at 3.6V and 55 ns
- Low power consumption: STANDBY - 72 µW max at 3.6V

# Logic block diagram



- 1.5V data retention
- Equal access and cycle times
- Easy memory expansion with  $\overline{CS}$ ,  $\overline{OE}$  inputs
- Smallest footprint packages
  - 48-ball FBGA
  - 400-mil 44-pin TSOP 2
- ESD protection  $\geq$  2000 volts
- Latch-up current  $\geq 200 \text{ mA}$

#### Pin arrangement (top view)



|   | 48-CSP Ball-Grid-Array Package |       |     |     |      |                 |  |  |  |
|---|--------------------------------|-------|-----|-----|------|-----------------|--|--|--|
|   | 1                              | 2     | 3   | 4   | 5    | 6               |  |  |  |
| А | LB                             | OE    | A0  | A1  | A2   | NC              |  |  |  |
| В | I/09                           | UB    | A3  | A4  | CS   | I/01            |  |  |  |
| С | I/010                          | I/011 | A5  | A6  | I/02 | I/O3            |  |  |  |
| D | V <sub>SS</sub>                | I/012 | A17 | A7  | I/04 | V <sub>CC</sub> |  |  |  |
| Е | V <sub>CC</sub>                | I/013 | NC  | A16 | I/05 | V <sub>SS</sub> |  |  |  |
| F | I/015                          | I/014 | A14 | A15 | I/06 | I/07            |  |  |  |
| G | I/016                          | NC    | A12 | A13 | WE   | I/08            |  |  |  |
| Η | NC                             | A8    | A9  | A10 | A11  | NC              |  |  |  |

#### Selection guide

|            | V <sub>CC</sub> Range |                  |     |       | Power Di                     | ssipation                   |
|------------|-----------------------|------------------|-----|-------|------------------------------|-----------------------------|
|            | Min                   | Typ <sup>2</sup> | Max | Speed | Operating (I <sub>CC</sub> ) | Standby (I <sub>SB1</sub> ) |
| Product    | (V)                   | (V)              | (V) | (ns)  | Max (mA)                     | Max (µA)                    |
| AS6WA25616 | 3.0                   | 3.3              | 3.6 | 55    | 2                            | 20                          |

#### **Functional description**

The AS6WA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words  $\times$  16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 55 ns are ideal for low-power applications. Active high and low chip selects ( $\overline{CS}$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CS}$  is high, or  $\overline{UB}$  and  $\overline{LB}$  are high, the device enters standby mode: the AS6WA25616 is guaranteed not to exceed 72  $\mu$ W power consumption at 3.6V and 55 ns. The device also returns data when V<sub>CC</sub> is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (WE) and chip select (CS) low, and UB and/or LB low. Data on the input pins I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable (WE).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ), chip select ( $\overline{CS}$ ),  $\overline{UB}$  and  $\overline{LB}$  low, with write enable ( $\overline{WE}$ ) high. The chip drives I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, or ( $\overline{UB}$ ) and ( $\overline{LB}$ ), output drivers stay in high-impedance mode.

These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read.  $\overline{LB}$  controls the lower bits, I/O1-I/O8, and  $\overline{UB}$  controls the higher bits, I/O9-I/O16.

All chip inputs and outputs are CMOS-compatible, and operation is from a single 3.0 to 3.6V supply. Device is available in the JEDEC standard 400-mm, TSOP 2, and 48-ball FBGA packages.

#### Absolute maximum ratings

| Parameter                                | Device | Symbol            | Min  | Max                | Unit |
|--|--------|-------------------|------|--------------------|------|
| Voltage on $V_{CC}$ relative to $V_{SS}$ |        | V <sub>tIN</sub>  | -0.5 | $V_{\rm CC} + 0.5$ | V    |
| Voltage on any I/O pin relative to GND   |        | V <sub>tI/O</sub> | -0.5 |                    | V    |
| Power dissipation                        |        | P <sub>D</sub>    | -    | 1.0                | W    |
| Storage temperature (plastic)            |        | T <sub>stg</sub>  | -65  | +150               | °C   |
| Temperature with V <sub>CC</sub> applied |        | T <sub>bias</sub> | -55  | +125               | °C   |
| DC output current (low)                  |        | I <sub>OUT</sub>  | -    | 20                 | mA   |

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

| CS | WE | ŌĔ | LB | UB | Supply<br>Current | I/01–I/08        | I/O9–I/O16       | Mode                       |
|----|----|----|----|----|-------------------|------------------|------------------|----------------------------|
| Н  | Х  | Х  | Х  | Х  | I <sub>SB</sub>   | High Z           | High Z           | Standby (I <sub>SB</sub> ) |
| L  | Х  | Х  | Н  | Н  | 1SB               |                  | Ingn Z           | Standby (ISB)              |
| L  | Н  | Н  | Х  | Х  | I <sub>CC</sub>   | High Z           | High Z           | Output disable $(I_{CC})$  |
|    |    |    | L  | Н  |                   | D <sub>OUT</sub> | High Z           |                            |
| L  | Н  | L  | Н  | L  | I <sub>CC</sub>   | High Z           | D <sub>OUT</sub> | Read (I <sub>CC</sub> )    |
|    |    |    | L  | L  |                   | D <sub>OUT</sub> | D <sub>OUT</sub> |                            |
|    |    |    | L  | Н  |                   | D <sub>IN</sub>  | High Z           |                            |
| L  | L  | Х  | Н  | L  | I <sub>CC</sub>   | High Z           | D <sub>IN</sub>  | Write (I <sub>CC</sub> )   |
|    |    |    | L  | L  |                   | D <sub>IN</sub>  | D <sub>IN</sub>  |                            |

Key: X = Don't care, L = Low, H = High.



| (over the operating condition (over the operating range) |  |  |                                 |      |                |      |  |  |  |
|--|--|--|---------------------------------|------|----------------|------|--|--|--|
| Parameter  | Description  | Test   | Conditions                      | Min  | Max            | Unit |  |  |  |
| V <sub>OH</sub>  | Output HIGH Voltage  | $I_{OH} = -2.1 mA$   | $V_{CC} = 3.0 - 3.6V$           | 2.4  |                | V    |  |  |  |
| V <sub>OL</sub>  | Output LOW Voltage   | $I_{OL} = 2.1 \text{mA}$   | $V_{CC} = 3.0 - 3.6V$           |      | 0.4            | V    |  |  |  |
| V <sub>IH</sub>  | Input HIGH Voltage   |  | $V_{CC} = 3.0 - 3.6V$           | 2.2  | $V_{CC} + 0.5$ | V    |  |  |  |
| V <sub>IL</sub>  | Input LOW Voltage  |  | $V_{CC} = 3.0 - 3.6V$           | -0.5 | 0.8            | V    |  |  |  |
| I <sub>IX</sub>  | Input Load Current   | GND  | $\leq V_{IN} \leq V_{CC}$       | -1   | +1             | μA   |  |  |  |
| I <sub>OZ</sub>  | Output Load Current  | $GND \le V_0 \le V_0$  | V <sub>CC;</sub> Outputs High Z | -1   | +1             | μΑ   |  |  |  |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply<br>Current                  | $\label{eq:cs} \begin{split} \overline{\text{CS}} &= V_{IL},  V_{IN} = V_{IL} \\ \text{or } V_{IH},  I_{OUT} = 0 \\ f &= 0 \end{split}$  | $V_{CC} = 3.6V$                 |      | 2              | mA   |  |  |  |
| I <sub>CC1</sub> @<br>1 MHz                              | Average V <sub>CC</sub> Operating<br>Supply Current at 1 MHz | $\label{eq:cs_star} \begin{array}{l} \overline{\text{CS}} \leq 0.2\text{V},  \text{V}_{IN} \leq 0.2\text{V} \\ \text{or}  \text{V}_{IN} \geq \text{V}_{CC} - 0.2\text{V}, \\ f = 1   \text{mS} \end{array}$  | $V_{CC} = 3.6V$                 |      | 5              | mA   |  |  |  |
| I <sub>CC2</sub>   | Average V <sub>CC</sub> Operating<br>Supply Current          | $\label{eq:VIL} \begin{split} \overline{\text{CS}} \neq \text{V}_{\text{IL}}, \ \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or } \\ \text{V}_{\text{IH}}, \ \text{f} = \text{f}_{\text{Max}} \end{split}$   | $V_{CC} = 3.6V$                 |      | 40             | mA   |  |  |  |
| I <sub>SB</sub>  | CS Power Down Current;<br>TTL Inputs                         |  | $V_{CC} = 3.6V$                 |      | 100            | μΑ   |  |  |  |
| I <sub>SB1</sub>   | CS Power Down Current;<br>CMOS Inputs                        | $\label{eq:cs} \begin{split} \overline{\text{CS}} &\geq \text{V}_{\text{CC}} - 0.2 \text{V or} \\ \overline{\text{UB}} &= \overline{\text{LB}} \geq \text{V}_{\text{CC}} - 0.2 \text{V}, \\ \text{other inputs} &= 0 \text{V} - \text{V}_{\text{CC}}, \\ f &= 0 \end{split}$ | $V_{CC} = 3.6V$                 |      | 20             | μΑ   |  |  |  |

#### Recommended operating condition (over the operating range)

# Capacitance (f = 1 MHz, $T_a$ = Room temperature, $V_{CC}$ = NOMINAL)<sup>2</sup>

| Parameter         | Symbol           | Signals               | Test conditions                 | Max | Unit |
|-------------------|------------------|-----------------------|---------------------------------|-----|------|
| Input capacitance | C <sub>IN</sub>  | A, CS, WE, OE, LB, UB | $V_{IN} = 0V$                   | 5   | pF   |
| I/O capacitance   | C <sub>I/O</sub> | I/O                   | $V_{\rm IN} = V_{\rm OUT} = 0V$ | 7   | pF   |





# Read cycle (over the operating range)<sup>3,9</sup>

| Parameter                                 | Symbol           | Min | Max | Unit | Notes |
|---|------------------|-----|-----|------|-------|
| Read cycle time                           | t <sub>RC</sub>  | 55  | -   | ns   |       |
| Address access time                       | t <sub>AA</sub>  | -   | 55  | ns   | 3     |
| Chip select $(\overline{CS})$ access time | t <sub>ACS</sub> | -   | 55  | ns   | 3     |
| Output enable (OE) access time            | t <sub>OE</sub>  | _   | 25  | ns   |       |
| Output hold from address change           | t <sub>OH</sub>  | 10  | -   | ns   | 5     |
| CS low to output in low Z                 | t <sub>CLZ</sub> | 10  | _   | ns   | 4, 5  |
| CS high to output in high Z               | t <sub>CHZ</sub> | 0   | 20  | ns   | 4, 5  |
| OE low to output in low Z                 | t <sub>OLZ</sub> | 5   | _   | ns   | 4, 5  |
| UB/LB access time                         | t <sub>BA</sub>  | -   | 55  | ns   |       |
| UB/LB low to low Z                        | t <sub>BLZ</sub> | 10  | -   | ns   | 4, 5  |
| <u>UB/LB</u> high to high Z               | t <sub>BHZ</sub> | 0   | 20  | ns   | 4, 5  |
| OE high to output in high Z               | t <sub>OHZ</sub> | 0   | 20  | ns   | 4, 5  |
| Power up time                             | t <sub>PU</sub>  | 0   | _   | ns   | 4, 5  |
| Power down time                           | t <sub>PD</sub>  | -   | 55  | ns   | 4, 5  |

Shaded areas indicate preliminary information.


# Key to switching waveforms






Undefined/don't care

# Read waveform 1 (address controlled)<sup>3,6,7,9</sup>



#### Read waveform 2 (CS, OE, UB, LB controlled)<sup>3,6,8,9</sup>







## Write cycle (over the operating range)<sup>11</sup>.

| Parameter                        | Symbol          | Min | Max | Unit | Notes |
|----------------------------------|-----------------|-----|-----|------|-------|
| Write cycle time                 | t <sub>WC</sub> | 55  | -   | ns   |       |
| Chip select to write end         | t <sub>CW</sub> | 40  | -   | ns   | 12    |
| Address setup to write end       | t <sub>AW</sub> | 40  | -   | ns   |       |
| Address setup time               | t <sub>AS</sub> | 0   | -   | ns   | 12    |
| Write pulse width                | t <sub>WP</sub> | 35  | -   | ns   |       |
| Write recovery time              | t <sub>WR</sub> | 0   | -   | ns   |       |
| Address hold from end of write   | t <sub>AH</sub> | 0   | -   | ns   |       |
| Data valid to write end          | t <sub>DW</sub> | 25  | -   | ns   |       |
| Data hold time                   | t <sub>DH</sub> | 0   | -   | ns   | 4, 5  |
| Write enable to output in high Z | t <sub>WZ</sub> | 0   | 20  | ns   | 4, 5  |
| Output active from write end     | t <sub>OW</sub> | 5   | -   | ns   | 4, 5  |
| UB/LB low to end of write        | t <sub>BW</sub> | 35  | -   | ns   |       |

## Write waveform 1 (WE controlled)<sup>10,11</sup>



# Write waveform 2 (CS controlled)<sup>10,11</sup>




# **Alliance Semiconductor**




#### Data retention characteristics (over the operating range)<sup>13,5</sup>

| Parameter                            | Symbol            | Test conditions   | Min             | Max | Unit |
|--------------------------------------|-------------------|---|-----------------|-----|------|
| $V_{CC}$ for data retention          | V <sub>DR</sub>   | $V_{\rm CC} = 1.5 V$  | 1.5V            | -   | V    |
| Data retention current               | I <sub>CCDR</sub> | $\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.1\text{V or}$ $\overline{\text{UB}} = \overline{\text{LB}} = > \text{V}_{\text{CC}} - 0.1\text{V}$ | _               | 10  | μA   |
| Chip deselect to data retention time | t <sub>CDR</sub>  | $V_{\rm IN} \ge V_{\rm CC} - 0.1 V$ or  | 0               | -   | ns   |
| Operation recovery time              | t <sub>R</sub>    | $V_{\rm IN} \le 0.1 \rm V$  | t <sub>RC</sub> | -   | ns   |

#### Data retention waveform



#### AC test loads and waveforms




| Parameters      | $V_{CC} = 3.6V$ | Unit  |
|-----------------|-----------------|-------|
| R1              | 1523            | Ohms  |
| R2              | 1142            | Ohms  |
| R <sub>TH</sub> | 476             | Ohms  |
| V <sub>TH</sub> | 1.4V            | Volts |

Notes


- 1 During V<sub>CC</sub> power-up, a pull-up resistor to V<sub>CC</sub> on  $\overline{\text{CS}}$  is required to meet I<sub>SB</sub> specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $C_L = 5pF$  as in Figure C. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are LOW for read cycle.
- 8 Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CS or WE must be HIGH during address transitions. Either CS or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 1.5V data retention applies to commercial and industrial temperature range operations.
- 14 C = 30pF, except at high Z and low Z parameters, where C = 5pF.

**Alliance Semiconductor** 

# R



# Package diagrams and dimensions





|                | 44-pin TSOP 2  |         |  |  |
|----------------|----------------|---------|--|--|
|                | Min            | Max     |  |  |
|                | (mm)           | (mm)    |  |  |
| А              |                | 1.2     |  |  |
| $A_1$          | 0.05           |         |  |  |
| $A_2$          | 0.95           | 1.05    |  |  |
| b              | 0.25           | 0.45    |  |  |
| С              | 0.15 (t        | ypical) |  |  |
| d              | 18.28          | 18.54   |  |  |
| e              | 10.06          | 10.26   |  |  |
| H <sub>e</sub> | 11.56          | 11.96   |  |  |
| Е              | 0.80 (typical) |         |  |  |
| 1              | 0.40           | 0.60    |  |  |


**Alliance Semiconductor** 




48-ball FBGA









|    | Minimum | Typical | Maximum |
|----|---------|---------|---------|
| А  | -       | 0.75    | -       |
| В  | 6.90    | 7.00    | 7.10    |
| B1 | -       | 3.75    | -       |
| С  | 10.90   | 11      | 11.10   |
| C1 | _       | 5.25    | -       |
| D  | 0.30    | 0.35    | 0.40    |
| Е  | -       | _       | 1.20    |
| E1 | -       | 0.68    | -       |
| E2 | 0.22    | 0.25    | 0.27    |
| Y  | -       | _       | 0.08    |

#### Notes

- 1. Bump counts: 48 (8 row  $\times$  6 column).
- 2. Pitch:  $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$  (typ).
- 3. Units: millimeters.
- 4. All tolerance are  $\pm 0.050$  unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



#### Ordering codes

| Speed (ns) | Ordering Code | Package Type           | Operating Range |  |
|------------|---------------|------------------------|-----------------|--|
| 55         | AS6WA25616-TC | 44-pin TSOP 2          | - Commercial    |  |
| 55         | AS6WA25616-BC | 48-ball fine pitch BGA |                 |  |
| 55         | AS6WA25616-TI | 44-pin TSOP 2          | Industrial      |  |
| 55         | AS6WA25616-BI | 48-ball fine pitch BGA |                 |  |

#### Part numbering system

| <b>U</b>                 |               |                                     |  |
|--------------------------|---------------|-------------------------------------|--|
| AS6WA                    | 25616         | Т, В                                | C, I   |
| SRAM Intelliwatt™ prefix | Device number | Package:<br>T: TSOP 2<br>B: CSP/BGA | Temperature range:<br>C: Commercial: 0° C to 70° C<br>I: Industrial: -40° C to 85° C |

7/9/02; v.1.3

**Alliance Semiconductor** 

P. 9 of 9

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the as and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance or third parties. Alliance does not asticle as or regulation or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims ari